

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/606,425	06/26/2003	H. Bernhard Pogge	FIS920000134US3	6336	
7:	590 03/17/2005		EXAMINER		
IBM Corporation Microelectronics Div. B/300 - 482 2070 Route 52 2811			PAREKH	PAREKH, NITIN	
			ADT 15 UT	DARCH MINARED	
			ARTUNII	PAPER NUMBER	
			2811	2811	
Hopewell Junct	tion, NY 12533		DATE MAILED: 03/17/2009	DATE MAILED: 03/17/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	- (en				
	10/606,425	POGGE ET AL.					
Office Action Summary	Examiner	Art Unit					
	Nitin Parekh	2811					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	he correspondence addres	ss ,				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	66(a). In no event, however, may a reply to within the statutory minimum of thirty (30) fill apply and will expire SIX (6) MONTHS cause the application to become ABAND	be timely filed days will be considered timely. from the mailing date of this commu ONED (35 U.S.C. § 133).	inication.				
Status							
1) Responsive to communication(s) filed on 27 Ja	nuary 2005.						
2a) ☐ This action is FINAL . 2b) ☑ This action is non-final.							
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>17-20</u> is/are pending in the application).						
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>17-20</u> is/are rejected.		·					
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9)☐ The specification is objected to by the Examiner							
10)⊠ The drawing(s) filed on <u>23 June 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau	, ,,,	strad					
* See the attached detailed Office action for a list of	or the certified copies flot rece	aveu.					
Attachment(s)	•						
1) Notice of References Cited (PTO-892)	4) Interview Summ						
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) 	Paper No(s)/Ma 5) Notice of Inform	il Date al Patent Application (PTO-152)				
Paper No(s)/Mail Date <u>4</u> .	6) Other:		,				
J.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office Act	tion Summary	Part of Paner No /Ma	il Data 4				

•

Application/Control Number: 10/606,425 Page 2

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 17-20 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Lauder et al. (US Pat. 6130823) in view of Ahn et al. (US Pat. 6586835).

Regarding claims 17-20, Lauder et al. disclose a semiconductor device/stacked module (30/32 in Fig. 2) including a plurality of chips (see 14 in Fig. 2) including active devices and having front/top and back/bottom surfaces, the device comprising:

- a first layer (18 in Fig. 1 and 2) disposed on the front surfaces of the chips and having a plurality of vias and a plurality of conductive material/studs (see 20 in Fig. 2; Col. 3, line 2) corresponding to the vias disposed therein
- conducting pads (see 22 in Fig. 1 and 2) in registration with the vias, and
- a second layer/heat transfer material attached to the first layer on a surface of the first layer (see 34 in Fig. 2) opposing the front surfaces of the chips, the second layer/heat transfer material being aligned to the first layer by the conductive material/studs in the vias and including electrical wiring comprising a

pattern of conductive balls (see 12 in Fig. 2) connecting to the chips through the conductive material/studs and the conducting pads

(Fig. 1 and 2; Col. 2, line 64- Col. 4, line 5).

Lauder et al. further teach adding additional modules/third module for the device having additional layer/heat transfer material/support there between (third module at the bottom of 30 having 34 between the stack 30/32 and the third module- not shown in Fig. 2; see abstract, Col. 1, line 50- Col. 2, line 45; Col. 3, lines 40-54), such stacked structures provides:

- an additional layer/heat transfer material/support (layer 34 with pads to be
 positioned at the bottom- not shown in Fig. 2) being positioned/attached to the
 chips on the back surfaces thereof
- an support member/attachment layer (similar to the layer 10 in Fig. 1 and 2)
 between the support and the chips, wherein the support member/attachment
 layer has a plurality of support connection vias formed therein, support
 connection pads in registration with the support connection vias, and a plurality of
 support connection studs disposed in the support connection vias and connected
 to the support connection pads

Lauder et al. fail to teach the chips including a chip without active devices.

Application/Control Number: 10/606,425

Art Unit: 2811

Ahn et al. teach an integrated circuit (IC) device package including a plurality of chips (see 125A, 125AA, 125B, etc. in Fig. 1A) having a variety of types and sizes (DRAM, logic, passive, etc.), the chips including active devices and that without active devices comprising passive devices/components and being positioned/coupled according to the desired order/pattern with respect to each other (see Col. 4, line 60-Col. 5, line 33).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the chips including a chip without active devices and that having a size according to a placement pattern of the chips with active devices as taught by Ahn et al. so that the system integration and electrical performance can be improved in Lauder et al's device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number is 571-272-1663.

The examiner can normally be reached on 09:00AM-05:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9318.

Application/Control Number: 10/606,425 Page 5

Art Unit: 2811

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

NP

03-15-05

NITIN PAREKH

PRIMARY EXAMINER

TECHNOLOGY CENTER 2800